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Abstract
Modular multilevel converters (MMCs) have become increasingly interesting in dc-dc applications, as there is
a growing demand for dc-dc converters in high voltage applications. Power electronics transformers (PETs) are
commonly used for high step-down ratio dc-dc power conversion, with high power rating and efficiency achieved.
However, this arrangement requires a large number of high isolation voltage transformers and a complicated balancing
control scheme. To provide a simple solution with inherent voltage balancing, this paper presents a new resonant
MMC topology for dc-dc conversion. The proposed converter achieves high voltage step-down ratio depending on the
number of sub-modules. The converter also exhibits simplicity and scalability with no necessary requirement of high
voltage isolation transformers. By using phase-shift control, a much higher converter operating frequency is achieved
compared to the switching frequency. Resonant conversion is achieved between the series inductor and sub-module
capacitors. The operation principle and theoretical analysis are presented in this paper, which have been verified by
experimental results based on a bench scale prototype.
Index Terms
Modular multilevel converters, dc-dc conversion, step-down ratio, phase-shift control, resonant converter.
I. INTRODUCTION
Modular multilevel converters (MMCs) are used for dc-ac [1]–[5] , ac-dc [4], [6]–[8], ac-ac [9], [10] and dc-dc
[11]–[13] conversion for medium and high voltage applications. These converters provide more than two levels
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2which can be adjusted by changing the number of modular cells. Cells with a fault can also be bypassed while
keeping the converters operating. High reliability and modularity are the main features of MMCs. However, all
these MMCs require a complicated balancing control to maintain the voltage levels. Even though a requirement is
placed on the tolerance of the cell capacitors, measuring capacitor voltages for balancing control is indispensable.
Moreover, the operating frequency of the conventional control for MMCs is not higher than the switching frequency.
High switching frequencies are used to reduce the sizes of passive components. Trade-offs between switch ratings
and converter size should be made, but it is hard to find a good solution for high voltage, high step-down ratio and
low power applications.
Other new multilevel modular switched capacitor dc-dc converters designed for small power applications are
proposed in [14]–[16]. These converters exhibit good efficiency and modularity, but are not suitable for high voltage
applications. For high voltage applications, conventional diode clamped, flying capacitor or other types of converters
are also not suitable as the circuit configuration becomes quite complicated with increased number of levels [17],
[18]. These converters have poor modularity and reliability. The most promising solution may be converters known
as power electronics transformers (PETs) [11], [12], [19], [20]. PETs are designed for high power applications.
They require a large number of transformers with high voltage isolation. The isolation between primary side and
secondary side has to withstand the entire high input voltage, even if the voltage across the primary side is only a
small fraction of this. The secondary side terminals of the transformers are connected in parallel, and the balancing
control between modules is necessary. PETs can be used for high voltage and high power applications with high
efficiency, but the converter size will be increased dramatically with a high voltage step-down ratio. Therefore, other
simple solutions may be promising for low power applications in medium voltage and high voltage applications.
This paper presents a new form of modular multilevel converter for high voltage step-down unidirectional dc-
dc conversion [13]. The proposed converter has inherent-balancing of each capacitor voltage. High step-down
voltage conversion ratios can be achieved by using large numbers of sub-modules. With phase-shifted pulse-width-
modulation (PWM), higher operating frequency can also be achieved, which is equivalent to the product of the
number of sub-modules and the switching frequency. Moreover, the converter operates with two resonant frequencies
where zero-voltage-switching (ZVS) and/or zero-current-switching (ZCS) become possible. The proposed converters
are more suitable for low power dc-dc applications as it has the feature of modularity, simplicity and flexibility.
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Fig. 1. High step-down ratio unidirectional dc-dc converter topologies. (a) Transformerless converter with series-parallel resonance. (b)
Transformerless converter with series resonance. (c) Transformer isolated converter.
The detailed configuration and operation principle are presented, and verified by experimental results from bench
scale prototype tests.
II. HIGH STEP-DOWN RATIO DC-DC CONVERTERS AND GENERAL OPERATING PRINCIPLE
A. System Configuration
In [13], a family of dc-dc converters are discussed in which three groups of sub-modules are used as two voltage
dividers and passive filters are provided at input and outputs connections to pass and block currents of appropriate
frequencies (Fig. 5(b) of [13]). On the right half hand side of circuit of Fig. 5(b) in [13], one load is fed by one
group of sub-modules. Here, the proposal is also to use only one group of sub-modules in the upper position to
support the dc voltage difference between input and output but also provide excitation to a resonant output stage
connected to the return terminal of the input. Fig. 1(a) and (b) show series-parallel [21]–[24] and series [25],
[26] resonant versions in which the resonance is between the series inductors and the sub-module capacitors. The
sub-modules are illustrated in Fig. 2. The output rectifier can be coupled via a transformer but only by adding a
capacitor to block dc current as shown in Fig. 1(c). For the circuits of Fig. 1(a) and (c), the dc current drawn from
the input and through the cells returns via the parallel inductor Lp. For the circuit of Fig. 1(b), where this path is
absent, the return of dc input current is via the rectifier and load.
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Fig. 2. Circuit configuration of a half bridge cell.
B. Phase-Shifted PWM for High Step-Down Ratio
To support the input voltage, the sub-modules of Fig. 1 are used predominantly in the ”one state” in which the
upper switch is on and the module inserts the capacitor voltage into the circuit. Phase-shifted PWM is then applied
with a high duty-ratio such that an excitation is applied to the resonant components. The effective frequency of this
excitation is much higher than the frequency of switching of an individual cell [21], [25], [27], [28]. This is arranged
so that only one cell at a time is in ”zero state” and thus the step-down ratio of the circuit becomes dependent
on the number of cells N . To demonstrate the general operation principle, the converter in Fig. 1(a) with five
half-bridge cells is used as an example. Fig. 3 shows the circuit diagram, with the input filter removed to simplify
the analysis. The dc input voltage is Vdc. The capacitor voltage and output voltage of jth (j = 1, 2, ..., 5) cell are
represented by vCj and vj , respectively. The input current is is composed of dc component and ac component.
The dc current component returns to the converter input mainly through parallel inductor Ls, where an ac current
component mainly flows to the rectifier. The sum of the parallel inductor current ip and the rectifier input current
it is equal to is. The output current io is rectified from it. The switching frequencies and duty-ratios of cells are
equal, but the PWM signals from Cell 1 to Cell 5 are shifted by 0◦, 72◦, 144◦, 216◦ and 288◦, respectively. To
analyze the circuit operation, the following assumptions are made:
1) The switches are lossless and the cells are identical with the same parameters.
2) The cut-off frequency of the input filter is much lower than the series current frequency in the converter.
The input ac current and dc current flow through the parallel brach and the series branch of the input filter,
respectively.
3) The dc voltages of the cell capacitors are balanced at steady-state.
4) The rectifier diodes are synchronously switched on with the rectifier input voltage.
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Fig. 3. A five-cell step-down series-parallel resonant converter.
When the converter is operating at steady-state, the switching frequency is fs and the duty-ratio of each cell is
ninety percent. Based on the previous assumptions, the key voltage waveforms of the converter are shown in Fig. 4.
With the phase-shift control, the output voltage of jth cell vj is square wave ranging from 0 to the steady-state cell
capacitor voltage vCj . Define output voltage across all the cells as vs =
∑N
j=1 vj . Therefore, vs is ranging from the
sum of four cells’ capacitor voltages to the sum of five cells’ capacitor voltages. As all the cell capacitor voltages
are assumed to be equal to vC , the stack voltage vs is comprised of a square wave ripple with the amplitude
of 0.5vC and a dc offset of 4.5vC . It can be observed from Fig. 4 that the ripple frequency is five times of the
switching frequency. Assume there is no ac voltage drop across the passive components, the rectifier input voltage
vt is a square wave with the amplitude of 0.5vC but in opposite phase compared to the ripple of vs.
As the dc offset of vs is 4.5vC with N = 5, the cell capacitor voltage can be derived as vC = Vdc/4.5. In a
more general case with N cells, the average cell capacitor voltage can be derived as
vC =
2Vdc
2N − 1 (1)
with the phase-shift angle of 360
◦
N and the duty-ratio of
2N−1
2N . Hence, the peak voltage value of vt is 0.5vC . If the
converter output voltage vo is close to the peak input voltage of the rectifier, this converter achieves a step-down
ratio of 2N −1, which is a function of the number of chopper cells. With more cells in converter, higher step-down
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Fig. 4. Time domain key voltage waveforms of the five-cell converter.
voltage ratio can be achieved1. The equivalent operating frequency fe is expressed by
fe = Nfs, (2)
which is used to choose the passive components for resonant operation.
Assume the dc component and root mean square (RMS) value of ac component of the series current are Idc and
Iac, respectively. If we neglect the losses of the converter, the input power is almost equal to the output power,
which can be written as
VdcIdc = voIac. (3)
As Vdc/vo = 2N − 1, it can be derived from (3) that Iac = (2N − 1)Idc. With a rated power P , it can be derived
that the RMS of the ac current
Iac = (2N − 1)P/Vdc. (4)
1The phase-shift angle is usually a fixed value but the duty-ratio can be flexible. Duty-ratios such as 2N−k
2N
(k = 1, 3, 5...) are also applicable,
resulting in lower step-down ratios such as 2N − k. This arrangement for the converter gives the possiblity of reducing the ratio of the series
ac current to the dc current.
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7This means that when the output power is constant, the current RMS value and switch stress are proportional to
the step-down ratio. As the ac current is usually much higher than the dc current, the conduction losses mainly
comes from the ac current. If we assume the average voltages across IGBTs and diodes are the same as Vsemi, the
conduction losses caused by ac current is
Pac = IacVsemiN. (5)
Therefore, comparing Pac to the input power, it can be derived that the efficiency η is limited by the conduction
losses as
η < 1− N(2N − 1)Vsemi
Vdc
. (6)
In most cases, if the current flowing through semiconductors is increased, the voltage drop on semiconductors
increases. This gives a higher Vsemi and the efficiency will reduce. As a result, the converter is only suitable for
high voltage and low power applications. It can be seen from (6) that with a higher step-down ratio, the efficiency
reduces significantly. Therefore, the step-down ratio achieved by cells should be limited. In high voltage applications,
IGBTs connected in series can also be used to construct a half bridge. An isolation transformer can be used to
further increase the step-down ratio without increasing series ac current. Under such condition, the topology of
Fig. 1 (c) involving a step-down transformer becomes a good solution.
C. Resonant Operation and Inherent-Balancing
The converter family can operate in resonant mode. The resonant operation of the converter in Fig. 1(a) is similar
to that of classic series-parallel resonant converters. The operation principle of the converter in Fig. 1(b) is similar
to that of series resonant converters. The resonant converter in Fig. 1(c) contains a dc blocking capacitor and a
transformer. With a relatively big capacitance Cb and magnetizing inductance of the transformer compared to that of
the resonant tank, this converter can operate in a similarly way to that of the converter in Fig. 1(a). This provides a
further step-down voltage ratio without increasing series current. This subsection presents the analysis of equivalent
operation of the first configuration (see Fig. 3). Operation principle of other configurations can be analyzed by
using the similar method.
To demonstrate the operation principle in a simple way, the starting point is selected at the time when the capacitor
of Cell 1 is involved into the resonant operation, and the end point is selected at the time when capacitor of Cell 2 is
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Fig. 5. Operation modes in the first equivalent operating cycle (a) Mode 1. (b) Mode 2. (c) Mode 3. (d) Mode 4. (black: on path; grey: off
path).
out of the resonance. The relevant time interval can be found in Fig. 4 which is marked by the equivalent operating
cycle Te. Note that fixed dead time is used for all switches. Considering operation mode with deadband, there are
four operation modes in each operating cycle, which are shown in Fig. 5.
To analyze the circuit operation, we assume the parallel current ip is above zero. The first mode starts when the
lower switch in Cell 1 is turned off, and the circuit enters the dead time mode of Cell 1 (see Fig. 5(a)). In this
mode, no current flows through cells and all the current circulates between the parallel inductor and the rectifier.
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9After a short time, the upper switch in Cell 1 is turned on and the circuit enters mode 2 (see Fig. 5(b)). All the cell
capacitors are in series with inductor Ls. The input voltage of the rectifier is negative. Therefore the input current
it is negative. This mode lasts until the upper switch of Cell 2 is turned off. Then the circuit enters mode 3 (see
Fig. 5(c)). This mode is the dead time mode of Cell 2. As there is no series current, all the current on the parallel
inductor flows to the diode rectifier. Shortly after, that lower switch of Cell 2 is turned on and the circuit becomes
another resonant circuit only with capacitors of Cell 1, 3, 4 and 5 in series with Ls (see Fig. 5(d)). As vt becomes
positive in this mode, the series current starts to raise with its resonant waveform.
In the second mode, where five capacitors are in series, the input voltage of the rectifier is negative (vt < 0).
With resonant current flowing through relevant diodes, vt is clamped by the output voltage as vt = −vo. If the
output current does not fall to zero before the half Te, the converter is operating in continuous conduction mode
(CCM). Otherwise it may operate in discontinuous conduction mode (DCM). When io falls to zero, the output is
disconnected from the parallel inductor Lp and vt is dependent on the current ip until the next switching action
occurs. On the other hand, in the last mode, one capacitor is out and four capacitors join the series resonance. The
input voltage of the rectifier is clamped as vt = vo as long as the converter operates in CCM. If io falls to zero
before this half operating cycle, the operation mode becomes DCM and is = ip until the end of this operating
cycle.
In the next cycle Te, the capacitor of Cell 2 will be in, and later on, the capacitor of Cell 3 will be out. The
following capacitors in and out sequence should be the capacitors of Cell 3 and Cell 4, the capacitors of Cell 4
and Cell 5, the capacitors of Cell 5 and Cell 1, and finally back to the capacitors of Cell 1 and Cell 2 in the next
switching cycle. Hence, there are always five capacitors or four capacitors in series resonant operation alternatively,
with the duration of each mode as half Te. The total voltage on the series capacitors is always clamped through the
diode bridge by the constant output voltage and the input voltage. Therefore, the dc voltages of all the capacitors
should be equal in steady-state. This gives the inherent-balancing ability of the cell capacitors during the series
operation. When there are five capacitors in, the resonant tank is formed by five capacitors in series with Ls.
When there are four capacitors in, the resonant tank is formed by four capacitors in series with Ls. Therefore, two
resonant frequencies exist in the operation. Furthermore, for a general converter, the resonant frequency in negative
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Fig. 6. Time domain waveforms of the resonant tank.
  
(a) (b)
Fig. 7. Time domain waveforms of the voltages and currents of the cell switches. (a) Upper switch. (b) Lower switch.
half cycle is written as
frn =
1
2pi
√
LsC/N
. (7)
The resonant frequency in positive half cycle is
frp =
1
2pi
√
LsC/(N − 1)
. (8)
As frp < frn, frp and frn are defined as the first resonant frequency and the second resonant frequency,
respectively. The resonant tank waveforms of the proposed converter when using an operating frequency between
frp and frn are shown in Fig. 6. Here a low dc current plus ac current on the parallel inductor are assumed. Note
that this converter is operating differently to the classic LLC resonant converters [22] as two resonant frequencies
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exist during an operation cycle. In the case of Fig. 6, as in the positive half cycle fe > frp, the series current
resonates with frequency of frp and the converter operates in CCM. In the negative half cycle fe > frn, the series
current resonates with frequency of frn and the converter operates in DCM. There are five operating cycles in
each switching cycle. Therefore, based on Fig. 6, the voltages and currents of the two switches in any cell can
be obtained in Fig. 7. Note that when a switch is off the current is zero. It can be seen that the converter can
achieve zero current switching (ZCS) and zero voltage switching (ZVS) for the upper switches, but it can not
achieve soft switching for the lower switches. The turn off current of the lower switch is high because the operating
frequency is higher than the second resonant frequency frn. In general, ZCS can not be achieved for any switch
if the operating frequency is higher than the second resonant frequency frn. On the other hand, if the operating
frequency is lower than the first resonant frequency frp, ZCS and ZVS for upper switches and near ZCS and near
ZVS for lower switches are achieved. However, low operating frequency results in high conducting peak current.
For most IGBTs, as both collector-emitter saturation voltage and diode forward voltage increase significantly if the
current increases, higher peak current may lead to higher conduction losses. Meanwhile, stress on devices is also
increased. On the other hand, when the switching frequency increases, switching losses will increase significantly
due to the increased times of switching actions. Therefore, a good trade off according to a practical converter should
be made to minimize the total losses.
Note that resonant operation with inherent-balancing of the converter is achieved using a diode rectifier. Thus,
the converter topology can only provide unidirectional power flow. Bidirectional operation may be achieved using
an active rectifier instead. However, as an active rectifier has three different voltage levels on its ac input side,
implementing active voltage clamping for cell capacitor balancing is difficult. This converter topology would require
a new control scheme and a different operation method.
III. IMPLEMENTATION AND APPLICATIONS
To implement a converter prototype, digital signal processors (DSPs) can be used as the main controller for
measuring feedback signals and generating phase-shifted PWM signals. As explained in the previous section, the
proposed converter has an inherent-balancing ability. Therefore, the converter can operate in open-loop condition
without using balancing control. However, active balancing control methods can still be used to ensure proper
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Fig. 8. Voltage controller of each cell.
operation under certain circumstances. The performances of the converter with and without balancing control will
be compared in the next section.
A. Balancing Control
Fig. 8 shows the balancing controller of the proposed converter. In order to balance the capacitor dc voltages,
measuring the capacitor voltage of each cell is required. The reference voltage v∗ref for each cell is calculated from
the averaged voltage of the capacitors, which is expressed as
v∗ref =
1
N
N∑
j=1
v∗Cj . (9)
As the cell capacitors are in resonant operation, each capacitor voltage contains a considerable ac component. First
order low-pass filters are used to obtain the dc components of the capacitor voltages. As low-pass filters have to
be implemented digitally, the transfer function of the filter can be written as
fLP (z) =
α
z − 1 + α (10)
with α = ωcTb, ωc the cut-off angular frequency and Tb the sampling period.
By comparing the reference voltage to the dc voltage of each cell, a proportional feedback control is used for
regulation. A dead zone is created to allow a small tolerance of voltage imbalance. A saturation is used to limit
the adjustable duty-ratio range. As the series current is positive at each switching instant (or in average), current
measurement is not necessarily required for voltage balancing. The capacitor voltage can be charged by increasing
the duty-ratio of each cell slightly.
B. Step-Down DC Transformer
The proposed converter has inherent-balancing ability and therefore can operate using open-loop control. Re-
gardless of the voltage drop of semiconductors and tolerance of the cell components, the ideal output voltage is
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proportional to the input voltage when the switching frequency is fixed. This gives the possibility of using the
proposed converter as a dc transformer. The ratio between the output voltage and the input voltage is roughly
determined by the number of cells. By increasing the number of cells, higher step-down ratio can be achieved.
However, as explained in the previous section, the current stress will be further increased as a function of N . To
achieve higher step-down ratio, isolation transformers can be used to increase the step-down ratio without increasing
the series ac current. The topology in Fig. 1(c) is recommended for higher step-down ratio dc-dc conversions.
C. Output Voltage Regulator
If the switching frequency is limited in a certain range for a practical application, the proposed converter may
require a secondary dc-dc conversion stage to regulate the output voltage. This is a good solution for output voltage
control. However, classic frequency controllers can be used for output voltage regulation without a secondary dc-dc
converter. Frequency controllers have limitations in many applications, but as a simple solution they can achieve
the requirement under some certain circumstances.
D. Economic Analysis Example on Low Power Application
This subsection performs economic analysis to show an example of the real value of the proposed concept. The
generally used input-series-output-parallel (ISOP) converter scheme with dual active bridges (DAB) is compared
with the proposed converter scheme based on medium voltage and low power applications from the economic point
of view. Both systems operate as step-down dc-dc converters from 10 kV to 800 V with a power rating of 100 kW.
For the ISOP converter, there are five series half bridge modules on the input side and five parallel diode bridge
modules on the output side connected via five isolation transformers. In contrast, the proposed converter has five
series half bridge modules on the input side and one diode bridge on the output side. To implement the converters,
the parameters of the modules of the two converter schemes are listed in Table I.
As the input voltage is 10 kV, with five modules used, each module should withstand voltage of more than 2 kV.
Hence, the most suitable device available is the ABB HiPak IGBT half bridge module 5SNG 0250P330305, which
can withstand 3.3 kV dc voltage. The current rating of this module is 250 A, which is the lowest current available
in 3.3 kV HiPak product series. The output side in both schemes has a voltage of 800 V and total current of 125 A
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TABLE I
PARAMETERS OF THE TWO CONVERTERS
Scheme Side Device voltage Device current Module number IGBT/Diode applicable
Input 2000V 10A 5 5SNG 0250P330305×10
ISOP DAB Output 800V 25A 5 DSEP60-12AR×20
Input 2223V 90A 5 5SNG 0250P330305×10
Proposed Output 800V 125A 1 DSEP60-12AR×20
(five parallel diodes with 25 A in each). Therefore, using 20 IXYS diodes (DSEP60-12AR) with the ratings of
1200 V and 60 A for both schemes can solve the problem. Compared to the cost of IGBTs, the cost of diodes is
almost negligible. The ISOP DAB scheme uses 10 HiPak IGBT modules with 10 A current flowing through each
device, but the proposed scheme uses 10 HiPak IGBT modules with 90 A current flowing through each device. The
currents in both schemes are small enough to be lower than the 250 A rating. Both schemes use the same numbers
of semiconductor devices. On the other hand, the ISOP DAB scheme requires several bulky, heavy and costly
isolation transformers. Hence, for this low power (100 kW) application example, the proposed scheme exhibits
obvious predominance compared to the ISOP DAB scheme in terms of cost and economy. However, for high power
applications, the device current of the proposed converter will be much higher and IGBTs with high current rating
are required. Under such condition, the proposed converter will not be economic and efficient. Compared to the
ISOP DAB scheme, the proposed scheme has higher losses and higher device cost. It has no obvious advantage in
high power applications, but does not require many isolation transformers to withstand the entire input high voltage
so that it can be widely used as a low power supply for auxiliary electronics devices.
IV. TEST RESULTS
An experimental prototype was constructed based on the proposed circuit in Fig. 3 with five chopper cells. The
dc supply was rated at 500 V. Between the dc supply and the converter stack, an input LC filter was connected to
suppress the ac current going to the dc supply. The filter inductance and capacitance were selected as 9.8 mH and
0.84 mF, respectively. The chopper cells were implemented using capacitors with nominal capacitance value of 45 µF
and IGBTs with PWM deadband of 5.3 µs. Note that big tolerance of capacitance applies during manufacturing
process. As a result, real values of the cell capacitors are different from each other. The switching frequency for
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TABLE II
PARAMETERS OF THE EXPERIMENTAL SYSTEM
Symbol Quantity Value
P Rated power 250 W
Vdc Nominal input dc voltage 500 V
vo Output dc voltage 45 V
Ipk Maximum switch current 30 A
Tb Sampling period 1 ms
Lin Input filter inductor 9.8 mH
Cin Input filter capacitor 840 µF
Ls Series inductor 6.5 µH
Lp Parallel inductor 3.3 mH
C1 Cell 1 capacitor 57.9 µF
C2 Cell 2 capacitor 69.1 µF
C3 Cell 3 capacitor 58.2 µF
C4 Cell 4 capacitor 57.7 µF
C5 Cell 5 capacitor 57.8 µF
Co Output capacitor 3 mF
each cell was chosen ranging from 2 kHz to 4 kHz. Therefore, the operation frequency range was from 10 kHz to
20 kHz. The nominal series resonant inductance was 4 µH and the parallel inductance was 3.3 mH. The capacitance
of the output filter was 3 mF. The detailed circuit parameters are listed in Table II.
A. Open-Loop Tests
Four typical switching frequencies were used for open-loop tests. The basic operation of the proposed circuit
was tested without balancing control or feedback control. The input dc voltage was 500 V. The proposed circuit has
two different resonant frequencies frp and frn. With roughly measured parameters in Table II, the two resonant
frequencies can be calculated as frp = 16.8 kHz and frn = 18.8 kHz, respectively. Note that the real resonant
frequencies may be slightly different from the estimated values. However, this does not affect the operation principle
of the converter. To show the typical waveforms, operating frequencies were chosen as 12.5 kHz, 15 kHz, 17.5
kHz and 20 kHz to verify the design and analysis.
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Fig. 9. Experimental waveforms under open-loop condition (X–axis: Time, 20 µs/div; Y–axis: Magnitude of rectifier input voltage: 20 V/div;
and series current: 5 A/div) with (a) 2.5 kHz switching frequency. (b) 3 kHz switching frequency. (c) 3.5 kHz switching frequency. (d) 4 kHz
switching frequency.
Fig. 9 shows the open-loop controlled experimental waveforms of the rectifier input voltage and series current.
When the equivalent operation frequency is smaller than both frp and frn, the series current resonates quickly and
the rectifier input current becomes zero before both the ends of positive half cycle and negative half cycle. The
converter is fully operating in DCM (see Fig. 9(a)). If the operating frequency is increased close to the first resonant
frequency frp, the rectifier input current becomes zero at the end of the positive half cycle (see Fig. 9(b)). However,
as this operating frequency is still smaller than the second resonant frequency frn in the negative half cycle, the
rectifier input current becomes zero before the end of the negative half cycle, which can be observed in Fig. 9(b).
Similarly, if the operating frequency is increased close to the second resonant frequency frn, it becomes higher than
the first resonant frequency frp. The key waveforms can be seen in Fig. 9(c). In the positive half cycle of Fig. 9(c),
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the series current resonates slower than the operating frequency and the converter operates in CCM. However, the
rectifier input current reaches zero at the end of the negative half cycle. The last experimental waveform in Fig. 9(d)
shows that when the operating frequency is higher than both frp and frn, the converter operates in CCM during
both positive half cycle and negative half cycle. Under this condition the series current peak is much smaller than
that of the previous results and the stress on switches is much lower, but the turn off currents of switches become
much higher.
The voltages applied on the upper switch and the lower switch of a cell can be observed in Fig. 10. When the
upper switch is on and the lower switch is off, the voltage on upper switch is almost zero and the voltage on
the lower switch is almost the cell capacitor voltage. Meanwhile, the cell capacitor is in series resonant operation.
Therefore, during this period, the voltage on the lower switch contains a higher ripple. On the contrary, when the
upper switch is off and the lower switch is on, the voltage on upper switch is almost equal to the cell capacitor
voltage and the voltage on the lower switch is almost zero. During this period the cell capacitor is out of the series
resonant operation, and the voltage on the upper switch should be constant. It can be seen from Fig. 10(a), (c) and
(e) that the upper switch off-time ripple is smaller than that of the lower switch in Fig. 10(b), (d) and (f). Comparing
Fig. 10(e) and (f) to Fig. 7, it can be seen that the theoretical waveforms and the experimental waveforms are in
good agreement.
The efficiency of the converter versus the switching frequency is shown in Fig. 11. The results were obtained
under the same input voltage condition (500 V). It can be observed from the experimental results that the maximum
efficiency is achieved when the switching frequency is over 3.5 kHz. Although the turn-off current (see Fig. 10(f)) is
higher than that with lower switching frequencies (see Fig. 10(b) and (d)), the peak current is significantly reduced.
Lower conduction losses are therefore achieved resulting in lower total losses.
Furthermore, the efficiency was tested under open-loop conditions with a wide input voltage range. The results
are shown in Fig. 12(a). It can be seen that low switching frequency reduces the efficiency slightly, as the conduction
losses are the main component of power losses. With increased input voltage, the efficiency can be significantly
improved. This is due to the voltage drop on switches does not increase as quickly as the output voltage does.
The typical collector-emitter saturation voltage and diode forward voltage of the IGBTs we used are 1.8 V and
2.5 V, respectively. Further improvement of efficiency by using dc power supplies with higher voltage or IGBTs
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Fig. 10. Experimental waveforms of switch voltages in Cell 1 under open-loop condition (X–axis: Time, 50 µs/div; Y–axis: Magnitude of cell
switch voltage: 50 V/div; and series current: 5 A/div) (a) Upper switch voltage with 2.5 kHz switching frequency. (b) Lower switch voltage
with 2.5 kHz switching frequency. (c) Upper switch voltage with 3 kHz switching frequency. (d) Lower switch voltage with 3 kHz switching
frequency. (e) Upper switch voltage with 3.5 kHz switching frequency. (f) Lower switch voltage with 3.5 kHz switching frequency.
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Fig. 11. Efficiency versus switching frequency.
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Fig. 12. Experimental results with variable input voltage. (a) Efficiencies versus input voltage. (b) Output voltages versus input voltage.
with lower saturation voltage and lower forward voltage are possible, but it is out of the scope of this paper.
The output dc voltage is changing almost proportionally to the input dc voltage, which can be observed in
Fig. 12(b). It means the proposed converter can be used as a dc transformer with good linearity. The ideal ratio
of output dc voltage to input dc voltage should be 1/(2N − 1) = 0.11. As the switches have voltage drop and
deadband, the conversion ratio is lower than the theoretical value. However, with a good linearity, the proposed
converter can still behave as a dc transformer if the parameters are pre-adjusted according to the specification.
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Fig. 13. Comparison of capacitor voltages between closed-loop controller and open-loop controller.
B. Closed-Loop Tests
The closed-loop controller proposed in the previous section was implemented digitally. The converter was tested
with a variable input dc voltage. The experimental results of closed-loop capacitor balancing were compared to
open-loop test results. It can be seen from Fig. 13 that without balancing control, the capacitor voltages of the
converter are naturally balanced. In some applications, voltage sensors can even be eliminated from the converter
for low-cost purposes. However, balancing control can be used to suppress the differences between the capacitor
voltages.
With closed-loop balancing control and frequency control, the experimental waveforms of the rectifier input
voltage and series current are shown in Fig. 14. Note that the conduction losses are considerable when frequency
changes, the output voltage regulation function is based on the open-loop experimental test results. When the input
voltage changes, it can be seen that the frequency has been adjusted to maintain the output voltage around the rated
value (45 V). To show the output voltage regulation, Fig. 15 compares the output voltage of closed-loop tests with
that of open-loop test results. It is shown that when the frequency controller is used, the output voltage changes
slightly around the rated output voltage value. To achieve a more accurate output voltage for a wide input range,
a lower ratio between Lp and Ls should be used. However, this may increase the maximum parallel current ip. A
trade off between output voltage regulation and power losses can be made to determine the inductance ratio [23]. A
secondary converter can also be used to regulate the voltage level. The frequency-voltage regulator of the proposed
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(a) (b)
Fig. 14. Experimental waveforms under closed-loop condition (X–axis: Time, 20 µs/div; Y–axis: Magnitude of rectifier input voltage: 20 V/div;
and series current: 5 A/div) with (a) 480 V input voltage. (b) 520 V input voltage.
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Fig. 15. Output voltage regulation of closed-loop controller.
converter is only a simple solution suitable for some certain applications.
It is worth mentioning that the experimental tests were arranged simply to verify a concept design. For an input
voltage of 500 V, the proposed converter is not the best solution. The proposed converter may be more useful
for high voltage applications where the modular multilevel configuration is necessary. For a practical application,
detailed sizing and system design need to be considered [29]. Moreover, further studies need to be done on the
balance between cost and performance. The proposed converter should be carefully designed and the rating of the
components should be chosen to obtain a good trade-off from the economic point of view.
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V. CONCLUSION
As high step-down ratio dc-dc converters becomes increasingly interesting, there is a strong demanding on novel
dc-dc converter topologies. This paper has presented a family of new transformerless MMC dc-dc converters. The
dc capacitors of the cells are used also for resonant operation. The equivalent operating frequency can be increased
as a function of the number of chopper cells and the voltage step-down ratio is also dependent on the number of the
cells. The proposed converter has a simple configuration and inherent-balancing capability. Two resonant operating
frequencies exist in the converter. The converter can operate under open-loop control as a dc transformer. It exhibits
a good linearity with different switching frequencies. When closed-loop controller is used for the converter, the
capacitors are balanced and the output voltage is regulated within a smaller tolerance range of the rated value.
Compared to the other topologies such as PETs, the proposed converter may exhibit more losses as a high ac
current is flowing through the cells. However, the proposed converter can eliminate the use of transformers and
even cell voltage sensors. Hence, the proposed converter has the feature of reliability, scalability and simplicity
which may be suitable for developing high voltage and low power applications.
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